


Silicon Carbide Power MOSFET C3M™ MOSFET Technology N-Channel Enhancement Mode

#### **Features**

- C3M SiC MOSFET technology
- High blocking voltage with low On-resistance
- High speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q<sub>rr</sub>)
- Halogen free, RoHS compliant



Wolfspeed, Inc. is in the process of rebranding its products and related materials pursuant to the entity name change from Cree, Inc. to Wolfspeed, Inc. During this transition period, products received may be marked with either the Cree name and/or logo or the Wolfspeed name and/or logo.

## **Applications**

- Renewable energy
- EV battery chargers
- High voltage DC/DC converters
- Switch Mode Power Supplies

#### **Benefits**

- Higher system efficiency
- Reduced cooling requirements
- Increased power density
- Increased system switching frequency

## **Key Parameters**

Parameter	Symbol	Min.	Тур.	Max	Unit	Conditions	Note
Drain - Source Voltage	V <sub>DS</sub>			900	V	T <sub>c</sub> = 25°C	
Maximum Gate - Source Voltage	V <sub>GS(max)</sub>	-8		+19	v	Transient	Note 1
Operational Gate-Source Voltage	V <sub>GS op</sub>		-4/15			Static	Note 2
				36	A	$V_{GS} = 15 \text{ V}, T_{C} = 25 \text{ °C}, T_{J} \le 150 \text{ °C}$	F: 10
DC Continuous Drain Current	l <sub>D</sub>			23		$V_{GS} = 15 \text{ V}, T_{C} = 100 \text{ °C}, T_{J} \le 150 \text{ °C}$	Fig. 19
Pulsed Drain Current	I <sub>DM</sub>			90		t <sub>Pmax</sub> limited by T <sub>jmax</sub> V <sub>GS</sub> = 15V, T <sub>C</sub> = 25 °C	Fig. 22
Avalanche energy, Single Pulse	E <sub>AS</sub>			110	mJ	$I_{D} = 22A, V_{DD} = 50V$	
Power Dissipation	P <sub>D</sub>			125	W	$T_c = 25^{\circ} C, T_J = 150^{\circ} C$	Fig. 20
Operating Junction and Storage Temperature	T <sub>J</sub> , T <sub>stg</sub>			-55 to +150	°C		
Solder Temperature	T <sub>L</sub>			260		According to JEDEC J-STD-020	
Mounting Torque	M <sub>D</sub>			1 8.8	Nm Ibf-in	M3 or 6-32 screw	

Note (1): Recommended turn-on gate voltage is 15V with  $\pm 5\%$  regulation tolerance, see Application Note PRD-04814 for additional details Note (2): Verified by design

## **Electrical Characteristics** ( $T_c = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Min.	Тур.	Max.	Unit	<b>Test Conditions</b>	Note	
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	900	_	_		$V_{GS} = 0 \text{ V}, I_{D} = 100 \mu\text{A}$		
0 . 7		1.8	2.1	3.5	V	$V_{DS} = V_{GS}$ , $I_D = 5 \text{ mA}$	Fig. 11	
Gate Threshold Voltage	$V_{GS(th)}$	_	1.6	_		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 5 mA, T <sub>J</sub> = 150°C		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	_	1	100	μΑ	V <sub>DS</sub> = 900 V, V <sub>GS</sub> = 0 V		
Gate-Source Leakage Current	I <sub>GSS</sub>	_	10	250	nA	$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$		
Durin Course On Chata Basistan	_	_	65	78	0	V <sub>GS</sub> = 15 V, I <sub>D</sub> = 20 A	Fig. 4, 5, 6	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	_	90	_	mΩ	$V_{GS} = 15 \text{ V}, I_D = 20 \text{ A}, T_J = 150 ^{\circ}\text{C}$		
Toron and destance	_		16	_	V <sub>DS</sub> = 20 V, I <sub>DS</sub> = 20 A	Ţ <u>.</u> . ,		
Transconductance	<b>g</b> fs	_	13	_	S	$V_{DS} = 20 \text{ V}, I_{DS} = 20 \text{ A}, T_{J} = 150^{\circ}\text{C}$	Fig. 7	
Input Capacitance	C <sub>iss</sub>	_	760	_			Fig. 17, 18	
Output Capacitance	Coss	_	66	_	pF	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$		
Reverse Transfer Capacitance	C <sub>rss</sub>	_	5	_		$f = 1 \text{ Mhz}$ $V_{AC} = 25 \text{ mV}$		
Output Capacitance Stored Energy	E <sub>oss</sub>	_	16	_			Fig. 16	
Turn-On Switching Energy (Body Diode FWD)	Eon	_	343	_	μJ	$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_{D} = 20 \text{ A},$	Fig. 26	
Turn Off Switching Energy (Body Diode FWD)	E <sub>off</sub>	_	46	_		$R_{G(ext)} = 2.5 \Omega, L = 65.7 \mu H, T_{J} = 150^{\circ} C$		
Turn-On Delay Time	t <sub>d(on)</sub>	_	45	_		$V_{DD} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$	Fig. 27	
Rise Time	t <sub>r</sub>	_	13	_		$I_D = 20 \text{ A}, R_{G(ext)} = 2.5 \Omega,$		
Turn-Off Delay Time	t <sub>d(off)</sub>	_	20	_	ns	Timing relative to V <sub>DS</sub>		
Fall Time	t <sub>f</sub>	_	8	_		Inductive load		
Internal Gate Resistance	$R_{G(int)}$	_	3.5	_	Ω	$f = 1 \text{ MHz}, V_{AC} = 25 \text{ mV}$		
Gate to Source Charge	$Q_{\rm gs}$	_	9	_		$V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$	Fig. 12	
Gate to Drain Charge	$Q_{gd}$	_	13	_	nC	$I_D = 20 \text{ A}$		
Total Gate Charge	Qg	_	35	_		Per IEC60747-8-4 pg 21		

## **Reverse Diode Characteristics** ( $T_c = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Тур.	Max.	Unit	Test Conditions	Note
Diode Forward Voltage	l v	4.4	_	V	$V_{GS} = -4 \text{ V}, I_{SD} = 10 \text{ A}$	Fig.
	$V_{SD}$	4.0	_		$V_{GS} = -4 \text{ V}, I_{SD} = 10 \text{ A}, T_{J} = 150^{\circ}\text{C}$	8, 9, 10
Continuous Diode Forward Current	Is	_	23.5		V <sub>GS</sub> = -4 V	
Diode Pulse Current	I <sub>S, pulsed</sub>	_	90	Α	$V_{GS} = -4 \text{ V}$ , pulse width $t_P$ limited by $T_{j \text{ max}}$	
Reverse Recover Time	t <sub>rr</sub>	26	_	nS		
Reverse Recovery Charge	Qrr	145	_	nC	$V_{GS} = -4 \text{ V}, I_{SD} = 20 \text{ A}, V_{R} = 400 \text{ V}$ - dif/dt = 900 A/µs, T <sub>1</sub> = 150°C	
Peak Reverse Recovery Current	I <sub>rrm</sub>	8	_	Α	απ/ατ – 300 / γ μ3, 1 μ – 130	

## **Thermal Characteristics**

Parameter	Symbol	Max	Unit	Note
Thermal Resistance from Junction to Case	$R_{\theta JC}$	1.0	°C/W	Fi- 21
Thermal Resistance From Junction to Ambient	$R_{\theta JA}$	40	C/W	Fig. 21



**Figure 1.** Output Characteristics  $T_J = -55^{\circ}C$ 




Figure 2. Output Characteristics T<sub>J</sub> = 25°C




Figure 3. Output Characteristics T<sub>J</sub> = 150°C







Figure 4. Normalized On-Resistance vs. Temperature



**Figure 5.** On-Resistance vs. Drain Current For Various Temperatures



**Figure 6.** On-Resistance vs. Temperature For Various Gate Voltage



**Figure 7.** Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at -55°C





Figure 9. Body Diode Characteristic at 25°C



**Figure 10.** Body Diode Characteristic at 150°C




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics





Figure 13. 3rd Quadrant Characteristic at -55°C






Figure 15. 3rd Quadrant Characteristic at 150°C







Figure 16. Output Capacitor Stored Energy




**Figure 17.** Capacitances vs Drain-Source Voltage (0 - 200 V)



**Figure 18.** Capacitances vs Drain-Source Voltage (0 - 900 V)



**Figure 19.** Continuous Drain Current Derating vs. Case Temperature



**Figure 21.** Transient Thermal Impedance (Junction - Case)





Figure 23. Clamped Inductive Switching Energy vs. Drain Current ( $V_{DD} = 600 \text{ V}$ )



**Figure 20.** Maximum Power Dissipation Derating vs. Case Temperature





Figure 22. Safe Operating Area



**Figure 24.** Clamped Inductive Switching Energy vs. Drain Current  $(V_{DD} = 400 \text{ V})$ 




Figure 25. Clamped Inductive Switching Energy vs R<sub>G(ext)</sub>




Figure 27. Switching Times vs. R<sub>G(ext)</sub>




Figure 29. Single Avalanche SOA curve




Figure 26. Clamped Inductive Switching Energy vs Temperature





Figure 28. Switching Times Definition

## **Test Circuit Schematic**




**Figure 30.** Clamped Inductive Switching Waveform Test Circuit


#### Note:

Turn-off and Turn-on switching energy and timing values measured using SiC MOSFET Body Diode as shown above.

## Package Dimensions - Package TO-247-3



## **Recommended Solder Pad Layout**



## **Revision History**

<b>Current Revision</b>	Date of Release	Description of Changes			
D	June-2019	N/A			
5	November-2023	Not Released			
6	January-2024	Updated Wolfspeed branding, package drawing, package image, and solder pad layout, added Revision History Table, Table 1 layout revised			

#### **Related Links**

- SPICE Models
- SiC MOSFET Isolated Gate Driver reference design
- SiC MOSFET Evaluation Board

#### Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Wolfspeed. No communication from any employee or agent of Wolfspeed or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Wolfspeed for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Wolfspeed.

Notwithstanding any application-specific information, guidance, assistance, or support that Wolfspeed may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

The Silicon Carbide MOSFET module switches at speeds beyond what is customarily associated with IGBT-based modules. Therefore, special precautions are required to realize optimal performance. The interconnection between the gate driver and module housing needs to be as short as possible. This will afford optimal switching time and avoid the potential for device oscillation. Also, great care is required to insure minimum inductance between the module and DC link capacitors to avoid excessive VDS overshoot.

#### **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Wolfspeed representative or from the Product Documentation sections of www.wolfspeed.com.

#### **REACh Compliance**

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Wolfspeed representative to ensure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

#### **Contact info:**

4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 www.wolfspeed.com/power