C3M0075120K

1200V 75mohm Silicon Carbide Power MOSFET
N-Channel Enhancement Mode

Features

- 3rd generation Silicon Carbide (SiC) MOSFET technology
- Optimized package with separate driver source pin
- 8mm of creepage distance between drain and source
- High blocking voltage with low on-resistance
- High-speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q_{rr})
- Halogen free, RoHS compliant



Wolfspeed, Inc. is in the process of rebranding its products and related materials pursuant to the entity name change from Cree, Inc. to Wolfspeed, Inc. During this transition period, products received may be marked with either the Cree name and/or logo or the Wolfspeed name and/or logo.

Part Number	Package	Marking
C3M0075120K	TO-247-4	C3M0075120K

Applications

- Renewable energy
- EV battery chargers
- High voltage DC/DC converters
- Switch Mode Power Supplies

Benefits

- Reduce switching losses and minimize gate ringing
- Higher system efficiency
- Reduce cooling requirements
- Increase power density
- Increase system switching frequency

Key Parameters

Parameter	Symbol	Min.	Typ.	Max	Unit	Conditions	Note
Drain - Source Voltage	V_{DS}			1200	v	T_C = 25°C	
Maximum Gate - Source Voltage	$V_{GS(max)}$	-8		+19		Transient	
Operational Gate-Source Voltage	$V_{GS\ op}$		-4/15			Static	Note 1
DC Continuous Drain Current	I_D			30	A	V_{GS} = 15 V, T_C = 25 °C, T_J ≤175 °C	Fig. 19 Note 2
				23		V_{GS} = 15 V, T_C = 100 °C, T_J ≤175 °C	
Pulsed Drain Current	I_{DM}			123		t_{Pmax} limited by T_{jmax} V_{GS} = 15V, T_C = 25 °C	Fig. 22
Power Dissipation	P_D			114	W	T_C = 25 °C, T_J = 175 °C	Fig. 20
Operating Junction and Storage Temperature	T_J, T_{stg}			-55 to +150	°C		
Solder Temperature	T_L			260		According to JEDEC J-STD-020	
Mounting Torque	M_S			1 8.8	N-m lbf-in	M3 or 6-32 screw	

Note (1): Recommended turn-on gate voltage is 15V with ±5% regulation tolerance, see Application Note PRD-04814 for additional details
Note (2): Verified by design

Electrical Characteristics (T_C = 25℃ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Note
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	1200	—	—	V	V_{GS} = 0 V, I_D = 100 µA	
Gate Threshold Voltage	$V_{GS(th)}$	1.8	2.5	3.6	V	V_{DS} = $V_{GS,}$ I_D = 5 mA, T_J=25°C	Fig. 11
		—	2.2	—		V_{DS} = $V_{GS,}$ I_D = 5 mA, T_J=150°C	Fig.11
Zero Gate Voltage Drain Current	I_{DSS}	—	1	50	µA	V_{DS} = 1200 V, V_{GS} = 0 V	
Gate-Source Leakage Current	I_{GSS}	—	10	250	nA	V_{GS} = 15 V, V_{DS} = 0 V	
Drain-Source On-State Resistance	$R_{DS(on)}$	—	75	90	mΩ	V_{GS} = 15 V, I_D = 20 A, T_J=25°C	Fig. 4, 5, 6
		—	100	—		V_{GS} = 15 V, I_D = 20 A, T_J=150°C	Fig. 4, 5, 6
Transconductance	g_{fs}	—	12	—	S	V_{DS} = 20 V, I_{DS} = 20 A, T_J=25°C	Fig. 7
			13			V_{DS} = 20 V, I_{DS} = 20 A, T_J=150°C	Fig. 7
Input Capacitance	C_{iss}	—	1390	—	pF	V_{GS} = 0 V, V_{DS} = 1000 V f = 1 Mhz V_{AC} = 25 mV	Fig. 17, 18
Output Capacitance	C_{oss}	—	58	—			
Reverse Transfer Capacitance	C_{rss}	—	2	—			
Output Capacitance Stored Energy	E_{oss}	—	33	—	µJ		Fig. 16
Turn-On Switching Energy (Body Diode FWD)	E_{on}	—	270	—		V_{DS} = 800 V, V_{GS} = -4 V/15 V, I_D = 20 A, $R_{G(ext)}$ = 0 Ω, L= 156 µH, T_J = 150°C	Fig. 26, 29
Turn Off Switching Energy (Body Diode FWD)	E_{off}	—	77	—			
Turn-On Delay Time	$t_{d(on)}$	—	30	—	ns	V_{DD} = 800 V, V_{GS} = -4 V/15 V I_D = 20 A, $R_{G(ext)}$ = 0 Ω, Timing relative to V_{DS} Inductive load	Fig. 27, 28
Rise Time	t_r	—	14	—			
Turn-Off Delay Time	$t_{d(off)}$	—	38	—			
Fall Time	t_f	—	10	—			
Internal Gate Resistance	$R_{G(int)}$	—	9	—	Ω	f = 1 MHz, V_{AC} = 25 mV	
Effective Output Capacitance (Energy Related)	$C_{O(er)}$	—	67	—	pF	V_{GS}= 0V, V_{DS}= 0...800V	Note 3
Effective Output Capacitance (Time Related)	$C_{O(tr)}$	—	96	—			
Gate to Source Charge	Q_{gs}	—	17	—	nC	V_{DS} = 800 V, V_{GS} = -4 V/15 V I_D = 20 A Per IEC60747-8-4 pg 21	Fig. 12
Gate to Drain Charge	Q_{gd}	—	18	—			
Total Gate Charge	Q_g	—	53	—			

Reverse Diode Characteristics (T_C = 25℃ unless otherwise specified)

Parameter	Symbol	Typ.	Max.	Unit	Test Conditions	Note
Diode Forward Voltage	V_{SD}	4.5	—	V	V_{GS} = -4 V, I_{SD} = 10 A	Fig. 8, 9, 10
		4.0	—		V_{GS} = -4 V, I_{SD} = 10 A, T_J = 150°C	
Continuous Diode Forward Current	I_S	—	26	A	V_{GS} = -4 V, T_J = 25°C	
Diode Pulse Current	I_{SM}	—	123			
Reverse Recovery Time	t_{rr}	20	—	nS	V_{GS} = -4 V, pulse width t_P limited by $T_{j\,max}$	
Reverse Recovery Charge	Q_{rr}	254	—	nC	V_{GS} = -4 V, I_{SD} = 20 A, V_R = 800 V dif/dt = 3600 A/µs, T_J = 150°C	
Peak Reverse Recovery Current	I_{rrm}	18	—	A		

Thermal Characteristics

Parameter	Symbol	Max.	Unit	Note
Thermal Resistance from Junction to Case	$R_{\theta JC}$	1.1	°C/W	Fig. 21

Note:
[3] $C_{O(er)}$, a lumped capacitance that gives the same stored energy as Coss while Vds is rising from 0 to 800V
$C_{O(tr)}$, a lumped capacitance that gives the same charging time as Coss while Vds is rising from 0 to 800V

Typical Performance



Figure 1. Output Characteristics T_J = -55°C



Figure 2. Output Characteristics T_J = 25°C



Figure 3. Output Characteristics T_J = 150°C



Figure 4. Normalized On-Resistance vs Temperature



Figure 5. On-Resistance vs Drain Current For Various Temperatures



Figure 6. On-Resistance vs Temperature For Various Gate Voltage

Typical Performance



Figure 7. Transfer Characteristic for Various Junction Temperatures



Figure 8. Body Diode Characteristic at -55°C



Figure 9. Body Diode Characteristic at 25°C



Figure 10. Body Diode Characteristic at 150°C



Figure 11. Threshold Voltage vs Temperature



Figure 12. Gate Charge Characteristics

Typical Performance



Figure 13. 3rd Quadrant Characteristic at -55°C



Figure 14. 3rd Quadrant Characteristic at 25°C



Figure 15. 3rd Quadrant Characteristic at 150°C



Figure 16. Output Capacitor Stored Energy



Figure 17. Capacitances vs Drain-Source Voltage (0 - 200V)



Figure 18. Capacitances vs Drain-Source Voltage (0 - 1000V)

Typical Performance



Figure 19. Continuous Drain Current Derating vs Case Temperature



Figure 20. Maximum Power Dissipation Derating vs Case Temperature



Figure 21. Transient Thermal Impedance (Junction - Case)



Figure 22. Safe Operating Area



Figure 23. Clamped Inductive Switching Energy vs Drain Current (V_{DD} = 600V)



Figure 24. Clamped Inductive Switching Energy vs Drain Current (V_{DD} = 800V)

Typical Performance



Figure 25. Clamped Inductive Switching Energy vs $R_{G(ext)}$



Figure 26. Clamped Inductive Switching Energy vs Temperature



Figure 27. Switching Times vs. $R_{G(ext)}$



Figure 28. Switching Times Definition

Test Circuit Schematic



Figure 29. Clamped Inductive Switching Waveform Test Circuit

Note:
Turn-off and Turn-on switching energy and timing values measured using SiC MOSFET Body Diode as shown above.

Package Dimensions – Package TO-247-4L



SYMBOL	MIN (mm)	MAX (mm)
A	4.83	5.21
A1	2.29	2.54
A2	1.91	2.16
b	1.07	1.33
b1	2.39	2.94
b3	1.07	1.60
b5	2.39	2.69
b7	1.30	1.70
b8	1.80	2.20
c	0.55	0.68
D	23.30	23.60
D1	16.25	17.65
D2	0.95	1.25
E	15.75	16.13
E1	13.1	14.15
E2	3.68	5.10
E3	1.00	1.90
E4	12.38	13.43
e	2.54 BSC	
e1	5.08 BSC	
L	17.31	17.82
L1	3.97	4.37
L2	2.35	2.65
ØP	3.51	3.65
Q	5.49	6.00
S	6.04	6.30
T	17.5° REF.	
W	3.5° REF.	
X	4° REF.	

1	DRAIN
2	SOURCE
3	DRIVER SOURCE
4	GATE
5	DRAIN

NOTE:
1. ALL METAL SURFACES ARE TIN PLATED (MATTE), EXCEPT AREA OF CUT.
2. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
3. ALL DIMENSIONS ARE LISTED IN MILLIMETERS. ANGLES ARE IN DEGREES.
4. BURR OR MOLD FLASH SIZE (0.5 mm) IS NOT INCLUDED IN THE DIMENSIONS

Wolfspeed

TITLE: PACKAGE OUTLINE DRAWING: TO-247-4L

Date: 05/05/22 | REVISION NO. 01 | A4 | SCALE:1:1 | SHEET 1 OF 1

Recommended Solder Pad Layout



Related Links

- SPICE Models
- SiC MOSFET Isolated Gate Driver reference design
- SiC MOSFET Evaluation Board

Revision History

Document Version	Date of Release	Description of Changes
5	January-2021	Tj min to -40C Tj max to 175C
6	August-2023	ID Pulse Test Conditions Updated Package Drawing Updated Landing Pad

Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Wolfspeed. No communication from any employee or agent of Wolfspeed or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Wolfspeed for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Wolfspeed.

Notwithstanding any application-specific information, guidance, assistance, or support that Wolfspeed may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

The Silicon Carbide MOSFET module switches at speeds beyond what is customarily associated with IGBT-based modules. Therefore, special precautions are required to realize optimal performance. The interconnection between the gate driver and module housing needs to be as short as possible. This will afford optimal switching time and avoid the potential for device oscillation. Also, great care is required to insure minimum inductance between the module and DC link capacitors to avoid excessive VDS overshoot.

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Wolfspeed representative or from the Product Documentation sections of www.wolfspeed.com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Wolfspeed representative to ensure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

Contact info:

4600 Silicon Drive
Durham, NC 27703 USA
Tel: +1.919.313.5300
www.wolfspeed.com/power