

Silicon Carbide Power MOSFET

C3M™ MOSFET Technology

N-Channel Enhancement Mode

Features

- · 3rd generation SiC MOSFET technology
- · Optimized package with separate driver source pin
- High blocking voltage with low on-resistance
- · High-speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q_{rr})
- · Halogen free, RoHS compliant

Benefits

- · Reduce switching losses and minimize gate ringing
- Higher system efficiency
- · Reduce cooling requirements
- Increase power density
- · Increase system switching frequency

Applications

- Datacenter Power Supplies
- Telecom Power Supplies
- Energy Storage Systems
- Solar (PV) inverters
- High Voltage DC/DC converters

Package

Drain Tab







12345678

| | | TAB) |
|-----------------|---------|-------------------|
| Gate (Pin 1) | | |
| | Driver | Power |
| | Source | Source |
| | (Pin 2) | (Pin 3,4,5,6,7,8) |

| Orderable Part Number | | Package | Marking | | |
|--------------------------|----------------|---------|-------------|--|--|
| | C3M0060065L-TR | TOLL | C3M0060065L | | |

Maximum Ratings (T_c = 25 °C unless otherwise specified)

| Symbol | Parameter | Value | Unit | Note | |
|----------------------------|---|-----------------------|--------|--------------------|---------|
| V_{DSmax} | Drain - Source Voltage | | 650 | ٧ | |
| V_{GSmax} | Gate - Source Voltage | | -8/+19 | ٧ | Note: 1 |
| 1 | Continuous Desir Compant V - 15 V | T _C = 25°C | 39 | A | Fig. 19 |
| I _D | Continuous Drain Current, V _{GS} = 15 V | 25 | | Note: 2 | |
| $I_{D(pulse)}$ | Pulsed Drain Current, Pulse width t _P limited by T _{jmax} | 99 | A | Fig. 22 | |
| $P_{\scriptscriptstyle D}$ | Power Dissipation, $T_c = 25^{\circ}C$, $T_J = 175^{\circ}C$ | 131 | W | Fig. 20 Note: 2 | |
| T_{J} | Junction Temperature | -40 to +175 | °C | | |
| T_{c} , T_{stg} | Case Temperature and Storage Temperature | -40 to +150 | °C | | |
| T _L | Solder Temperature, 1.6mm (0.063") from case for 10s | 260 | °C | | |

Note (1): Recommended turn off / turn on gate voltage $V_{\rm GS}$ - 4V...0V / +15V

Note (2): Verified by design

Electrical Characteristics ($T_c = 25^{\circ}C$ unless otherwise specified)

| Symbol | Parameter | Min. | Тур. | Max. | Unit | Test Conditions | Note |
|----------------------|---|------|------|------|--|--|----------------|
| V _{(BR)DSS} | Drain-Source Breakdown Voltage | 650 | | | V | V _{GS} = 0 V, I _D = 100 μA | |
| V | Gate Threshold Voltage | 1.8 | 2.8 | 3.6 | V | V _{DS} = V _{GS} , I _D = 3.64 mA | Fin. 11 |
| $V_{GS(th)}$ | | | 2.2 | | V | V _{DS} = V _{GS} , I _D = 3.64 mA, T _J = 175°C | Fig. 11 |
| I _{DSS} | Zero Gate Voltage Drain Current | | 1 | 50 | μΑ | V _{DS} = 650 V, V _{GS} = 0 V | |
| I _{GSS} | Gate-Source Leakage Current | | 10 | 250 | nA | V _{GS} = 15 V, V _{DS} = 0 V | |
| D | Drain-Source On-State Resistance | | 60 | 79 | mΩ | V _{GS} = 15 V, I _D = 13.2 A | Fig. 4, |
| R _{DS(on)} | Drain-Source Oil-State Nesistance | | 84 | | 11152 | V _{GS} = 15 V, I _D = 13.2 A, T _J = 175°C | 5, 6 |
| _ | Transconductance | | 9 | | S | V _{DS} = 20 V, I _{DS} = 13.2 A | Fig. 7 |
| g _{fs} | Transconductance | | 9 | | | V _{DS} = 20 V, I _{DS} = 13.2 A, T _J = 175°C | Trig. / |
| C _{iss} | Input Capacitance | | 1170 | | | V _{GS} = 0 V, V _{DS} = 400 V | |
| Coss | Output Capacitance | | 72 | İ | pF | V _{GS} = 0 V, V _{DS} = 400 V F = 1 Mhz | Fig. 17, 18 |
| C _{rss} | Reverse Transfer Capacitance | | 6 | † | | Vac = 25 mV | |
| E _{oss} | C _{oss} Stored Energy | | 14 | | μJ | V _{DS} = 600 V, F = 1 Mhz | |
| $C_{o(er)}$ | Effective Output Capacitance (Energy Related) | | 85 | | pF | V 0VV 0 400V | Note: 3 |
| C _{o(tr)} | Effective Output Capacitance (Time Related) | | 122 | | pF | V _{GS} = 0 V, V _{DS} = 0 400V | |
| Eon | Turn-On Switching Energy (Body Diode FWD) | | 28 | | | $V_{DS} = 400 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}, I_{D} = 13.2 \text{A},$ | Fig. 23 |
| E _{OFF} | Turn-Off Switching Energy (Body Diode FWD) | | 11 | | μJ | $R_{G(ext)} = 2.5 \Omega$, L= 135 μ H, T _J = 25°C FWD = Internal Body Diode | |
| t _{d(on)} | Turn-On Delay Time | | 6 | | | | / Fig. 26 |
| t _r | Rise Time | | 8 | |] | V_{DD} = 400 V, V_{GS} = -4 V/15 V I_D = 13.2 A, $R_{G(ext)}$ = 2.5 Ω , | |
| t _{d(off)} | Turn-Off Delay Time | | 14 | | ns | Timing relative to V _{DS} | |
| t _f | Fall Time | | 7 | | 1 | inductive load | |
| R _{G(int)} | Internal Gate Resistance | | 4 | | Ω | f = 1 MHz, V _{AC} = 25 mV | |
| Q _{gs} | Gate to Source Charge | | 16 | | V _{DS} = 400 V, V _{GS} = -4 V/15 V | | T |
| Q_{gd} | Gate to Drain Charge | | 12 | | nC | I _D = 13.2 A | Fig. 12 |
| Qg | Total Gate Charge | | 46 | | | Per IEC60747-8-4 pg 21 | |


Note (3): Co(en), a lumped capacitance that gives same stored energy as Coss while Vds is rising from 0 to 400V Co(tr), a lumped capacitance that gives same charging time as Coss while Vds is rising from 0 to 400V

Reverse Diode Characteristics ($T_c = 25^{\circ}C$ unless otherwise specified)

| Symbol | Parameter | Тур. | Max. | Unit | Test Conditions | Note |
|-----------------------|----------------------------------|------|------|------|--|---------|
| W | Diode Forward Voltage | 4.6 | | ٧ | $V_{GS} = -4 \text{ V, I}_{SD} = 6.6 \text{ A, T}_{J} = 25 \text{ °C}$ | Fig. 8, |
| V_{SD} | | 4.1 | | ٧ | V _{GS} = -4 V, I _{SD} = 6.6 A, T _J = 175 °C | 9, 10 |
| Is | Continuous Diode Forward Current | | 22 | Α | V _{GS} = -4 V, T _C = 25°C | |
| I _{S, pulse} | Diode pulse Current | | 99 | А | V_{GS} = -4 V, pulse width t_P limited by T_{jmax} | |
| t _{rr} | Reverse Recover time | 9 | | ns | | |
| Q _{rr} | Reverse Recovery Charge | 142 | | nC | V _{GS} = -4 V, I _{SD} = 13.2 A, V _R = 400 V dif/dt = 5570 A/μs, Τ _ι = 25 °C | |
| I _{rrm} | Peak Reverse Recovery Current | 33 | | Α | | |
| t _{rr} | Reverse Recover time | 10 | | ns | | |
| Q _{rr} | Reverse Recovery Charge | | · | nC | V _{GS} = -4 V, I _{SD} = 13.2 A, V _R = 400 V dif/dt = 2160 A/μs, Τ _ι = 25 °C | |
| I _{rrm} | Peak Reverse Recovery Current | 10 | | Α | α,α. 2.337,γμο, ., 20 0 | |

Thermal Characteristics

| Symbol | Parameter | Тур. | Unit | Test Conditions | Note |
|----------------|--|------|------|-----------------|---------|
| $R_{	heta JC}$ | Thermal Resistance from Junction to Case | 0.89 | °C/W | | Fig. 21 |







Figure 1. Output Characteristics T_J = -40 °C

Figure 2. Output Characteristics T_J = 25 °C







Figure 3. Output Characteristics T_J = 175 °C

Figure 4. Normalized On-Resistance vs. Temperature







Figure 5. On-Resistance vs. Drain Current For Various Temperatures

Figure 6. On-Resistance vs. Temperature For Various Gate Voltage








Figure 8. Body Diode Characteristic at -40 °C




Figure 9. Body Diode Characteristic at 25 °C




Figure 10. Body Diode Characteristic at 175 °C




Figure 11. Threshold Voltage vs. Temperature





Figure 12. Gate Charge Characteristics








Figure 14. 3rd Quadrant Characteristic at 25 °C




Figure 15. 3rd Quadrant Characteristic at 175 °C




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)






Figure 18. Capacitances vs. Drain-Source Voltage (0 - 650V)

140

Typical Performance






Conditions

Figure 19. Continuous Drain Current Derating vs.

Case Temperature

Figure 20. Maximum Power Dissipation Derating vs.

Case Temperature







Figure 21. Transient Thermal Impedance (Junction - Case)

Figure 22. Safe Operating Area






Figure 23. Clamped Inductive Switching Energy vs. Drain Current (V_{DD} = 400V)

Figure 24. Clamped Inductive Switching Energy vs. $R_{\rm G(ext)}$




Figure 25. Clamped Inductive Switching Energy vs.
Temperature




Figure 27. Switching Times Definition




Figure 26. Switching Times vs. $R_{G(ext)}$

Test Circuit Schematic






Figure 28. Clamped Inductive Switching Waveform Test Circuit

Package Dimensions



Recommended Solder Pad Layout

(Note: All Dimensions are listed in Millimeters)



Revision history

| Document Version | Date of release | Description of changes |
|------------------|-----------------|--|
| 1.0 | September-2022 | Initial datasheet |
| 2.0 | November-2022 | Correction in the placement of "E1" package dimension Orderable part number information added |

Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Wolfspeed. No communication from any employee or agent of Wolfspeed or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Wolfspeed for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Wolfspeed.

Notwithstanding any application-specific information, guidance, assistance, or support that Wolfspeed may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

RoHS Compliance

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Wolfspeed representative or from the Product Documentation sections of www.wolfspeed. com.

REACh Compliance

REACh substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Wolfspeed representative to ensure you get the most up-to-date REACh SVHC Declaration. REACh banned substance information (REACh Article 67) is also available upon request.

Contact info:

4600 Silicon Drive Durham, NC 27703 USA Tel: +1.919.313.5300 www.wolfspeed.com/power

© 2022 Wolfspeed, Inc. All rights reserved. Wolfspeed® and the Wolfstreak logo are registered trademarks and the Wolfspeed logo is a trademark of Wolfspeed, Inc. PATENT: https://www.wolfspeed.com/legal/patents

The information in this document is subject to change without notice.