

**TEST REPORT PRD-02344** 

# SIC MOSFET SHORT-CIRCUIT PROTECTION USING SKYWORKS<sup>™</sup> SI828X GATE DRIVER





### **OVERVIEW**

This test report prepared jointly by Wolfspeed, Inc. (Wolfspeed) and Skyworks Solutions, Inc. (Skyworks) documents the results of testing performed to characterize the short-circuit behavior of Wolfspeed® C3M™ Silicon Carbide (SiC) MOSFETs when driven with Skyworks™ Si828x gate drivers. It demonstrates the fast short-circuit detection of the driver IC coupled with the robustness of the SiC MOSFET design, allowing the system to survive extreme short-circuit conditions.

While the short-circuit protection is the main subject of this report, the overall performance of the gate driver including common mode transient immunity (CMTI) and crosstalk (or Miller) immunity in a hard-switched synchronous boost application are evaluated as well.

This document may be used to assess the feasibility of new designs using Wolfspeed C3M SiC MOSFETs with Skyworks Si828x gate drivers in hard-switched applications requiring short-circuit protection. The specific Skyworks drivers evaluated in this test were Si8281 and Si8285, but the entire Si828x series of drivers offer the same short-circuit protection and CMTI capabilities.

The numerous benefits of SiC MOSFETs have been well documented. However, one significant difference of SiC MOSFETS compared to silicon IGBTs is that SiC MOSFETs have a lower short-circuit withstand time. While this poses a design challenge, it can be overcome with good layout and a gate driver equipped with fast short-circuit and soft-shutdown features.

The Si828x isolated gate driver's high drive current is sufficient to allow the SiC MOSFETs to be driven as fast as 100V/ns in this test setup. The high CMTI supports signal integrity during these fast transitions while an internal Miller clamp prevents any parasitic Miller-capacitance-induced turn-on.

### **CONTENTS**

1. Devices Tested	
2. Short Circuit Testing	
3. Crosstalk Testing	9
4. Switching Loss Testing	12
5. Synchronous Boost Converter Testing	16
6. Conclusion	18



# **1. DEVICES TESTED**

A Skyworks half-bridge evaluation board was used to complete all testing. The low-side gate driver IC includes an isolated DCDC controller to generate the gate bias supplies. Two different Wolfspeed SiC MOSFETs were evaluated in this test.

Part #	Description	Function
Si8285CC-IS	Isolated gate driver with short-circuit protection	High-Side gate driver
Si8281CC-IS	Isolated gate driver with short-circuit protection and	Low-Side gate driver
	on-chip DCDC controller	and bias supply control

Table 1: Skyworks™ gate drivers tested

Part #	Description			
C3M0065100K	1000V 65mohm TO-247-4			
<b>C3M0016120K</b> 1200V 16mohm TO-247-4				
Table 2: Wolfspeed® SiC MOSFETs tested				



The half-bridge evaluation board used for these tests was developed by Skyworks. The reference design can be found at:

https://www.skyworksinc.com/en/Application-Pages/wolfspeed-partner-designs#si828x-wssic-halfbridgerefdesign



**Note:** Skyworks prepared various documents, which may include a User's Guide or an Application Note, that describe the proper operation and safe usage of the half-bridge board that was used for these tests. Please review any documents that describe the use of this board that are located at

https://www.skyworksinc.com/en/Products/Isolation/Evaluation-Kits/isolated-gate-driver/si828x-sic-fet-halfbridge-reference-design for information and warning statements about the proper usage of this board. YOU MUST READ ALL OF THE DOCUMENTS THAT APPLY TO THE BOARD AND ARE DESCRIBED IN THIS PARAGRAPH BEFORE YOU OPERATE THE EVALUATION BOARD. DEATH OR SERIOUS INJURY, INCLUDING ELECTROCUTION, ELECTRICAL SHOCK, OR SEVERE BURNS, CAN OCCUR IF THE EVALUATION BOARD IS IMPROPERLY USED OR IF PROPER SAFETY PRECAUTIONS ARE NOT FOLLOWED.

# 2. SHORT-CIRCUIT TESTING

Short-circuit testing was performed by creating a low-impedance connection across the upper SiC MOSFET in the phase leg. This simulates a short-circuit failure of a semiconductor, transformer, inductor, motor, or other load depending on the topology. Under this condition, when the lower SiC MOSFET is turned on, the current



rapidly increases and is only limited by the bus voltage, SiC MOSFET R<sub>DS(on)</sub>, and parasitic inductance. This condition must be detected quickly and the SiC MOSFET gate must be turned off quickly to prevent damage to the SiC MOSFET due to overcurrent. However, turning the gate off too quickly can result in high V<sub>DS</sub> overshoot, which can also be destructive. Balancing these conflicting needs is done with a "soft shutdown" technique. Some applications require robust protection against short-circuit conditions. This is often required in motor drive applications, and any other application where a short circuit may exist in the load. The purpose of the short-circuit protection is to stop cascading failures and protect the power semiconductors, allowing the system to be more easily serviced and returned to normal operation.

#### **Board Setup**

This test was performed by placing a shorting wire across either the upper or lower SiC MOSFET Drain and Source pins, and by placing the opposite SiC MOSFET (DUT) directly across the DC bus. The enable signal for the DUT was set high, and the part was turned on until the Si828x detected the short-circuit condition and turned it off. This condition simulated a pre-existing short in the system. The short-circuit response was tested in both the upper and lower device, and the resulting behavior matched. Subsequent testing was performed with only the upper device short-circuited to simplify measurements by examining only the low-side device.



Figure 1: Test setup with lower SiC MOSFET shorted (upper SiC MOSFET is DUT)






Figure 2: Simplified diagram of the driver circuit and a shorted upper SiC MOSFET

#### Test Results

Several different test conditions were used to demonstrate the flexibility of the DESAT protection on the Si828x. The soft-shutdown path on the Si828x has a built-in 50-ohm resistor. However, an external transistor (Q3) and soft-shutdown resistor ( $R_{SS}$ ) can be added to accelerate the soft-shutdown turn-off speed. The resistor RI can be used to accelerate the short-circuit detection time without reducing the value of the desaturation capacitor,  $C_{BL}$ .  $C_{BL}$  is the blanking capacitor, which acts to filter out the turn-on transient of the SiC MOSFET during normal operation to prevent unexpected fault signal generation. Reducing  $C_{BL}$  too far reduces noise immunity and can create false fault trips. Skyworks Application Note, <u>AN1288</u> details the external enhancement circuits available to fine tune the circuit to the application.

The rate of rise of current in a short-circuit condition will depend strongly on the impedance between the DC bus, the SiC MOSFET, and the short circuit. The testing described here placed the short circuit directly on the test board with minimal impedance, creating a very fast current rise. Similarly, the amount of voltage overshoot on turn-off depends strongly on the layout and impedance between the SiC MOSFET and the DC bus. In all test cases the driver safely turned off the SiC MOSFET before any damage occurred.

The first test used a Wolfspeed 65mOhm 1000V SiC MOSFET (P/N C3M0065100K) and the Si828x internal 50ohm soft-shutdown resistor. This configuration resulted in a fast, yet controlled shutdown of the SiC MOSFET. The total duration of the short-circuit current was approximately 530ns with a voltage overshoot of 150V on turn-off. For this SiC MOSFET, the Si828x internal 50-ohm soft-shutdown resistor is appropriate due to the relatively low gate charge, allowing for a well-controlled shutdown.






Figure 3: C3M0065100K with 50-Ohm soft-shutdown

Next, the Wolfspeed 16mOhm 1200V SiC MOSFET (P/N C3M0016120K) was tested with two different external soft-shutdown resistors to demonstrate the tradeoffs when selecting R<sub>ss</sub>. This MOSFET has a larger die, and consequently a larger gate charge, which requires a lower R<sub>ss</sub> to achieve a fast turn-off. The first test used 30 ohms, and the second used 5 ohms. As you can see in Figure 4 below, the gate voltage decreased much faster with a 5-ohm resistor as expected. While this caused the current to drop faster, the higher di/dt created a larger voltage overshoot on the SiC MOSFET drain. Selecting the appropriate R<sub>ss</sub> for a given application is a balance between quickly terminating the short-circuit condition and limiting the voltage overshoot to a safe level. Parasitic impedance in the system has a strong effect on this behavior.








Figure 4: Comparison between RSS=30 ohms (top) and RSS=5 ohms (bottom)

The final test was performed at a higher bus voltage that allowed the current to increase faster. Additionally, the C<sub>BL</sub> capacitor was increased, lengthening the detection time. Under this condition, the driver was still able to shut the SiC MOSFET down before any damage occurred even though it took longer and reached a higher peak current.




Figure 5: C3M0016120K short-circuit test with VBUS=800V, RSS=50 ohms, CBL=390pF





Figure 6: C3M0016120K short-circuit test with VBUS=800V, RSS=50 ohms, CBL=270pF




Figure 7: C3M0016120K short-circuit test with VBUS=800V, RSS=10ohms, CBL=270pF

Table 3 below summarizes the short-circuit testing performed. It should be noted that in order to achieve a similar short-circuit duration for each of the SiC MOSFETs, a lower R<sub>ss</sub> is needed for the C2M0016120K due to the fact that it has a larger gate charge (211nC vs 37nC).



SIC MOSFET	V <sub>BUS</sub> (V)	R <sub>G</sub> (Ω)	R <sub>ss</sub> (Ω)	С <sub>вL</sub> (pF)	RI (kΩ)	Detect Time (ns)	Soft Shutdown Time (ns)	І <sub>РК</sub> (А)	V <sub>DS_РК</sub> (V)	0A to 0A time (ns)
C3M0065100K	600	5	50	270	2.2	280	250	280	750	530
C3M0016120K	600	0	30	270	2.2	320	740	900	732	700
C3M0016120K	600	0	5	270	2.2	320	340	900	868	480
C3M0016120K	800	2.5	50	390	2.2	500	1100	1200	950	1200
C3M0016120K	800	2	50	270	2.2	340	1100	1150	950	1000
C3M0016120K	800	2	10	270	2.2	340	400	1150	1150	620

Table 3: Short-circuit test results

# **3. CROSSTALK TESTING**

Crosstalk or Miller turn-on may occur in a hard-switched topology and refers to an unintended turn-on event caused by the opposite device in a phase leg turning on. For example, when the top SiC MOSFET turns on, the V<sub>DS</sub> of the lower SiC MOSFET experiences a high dv/dt as its drain is pulled up to +BUS. This dv/dt acts to charge the gate of the lower SiC MOSFET via the Miller capacitance (CGD) pulling the gate voltage up. If the gate voltage is pulled too high, the device can partially turn on, creating a shoot-through condition on the phase leg. Driving the SiC MOSFETs with a small negative gate bias (~-3V) and using a driver with a Miller clamp such as the Si828x will prevent false turn-ons. Additionally, adjusting the gate drive resistance to lower the dv/dt reduces this effect. While an increased gate resistance will increase switching losses, lowering the dv/dt will help meet EMC requirements and reduce ringing, so a balanced approach is necessary.




Figure 8: Diagram showing Miller-capacitance-induced gate charging caused by dv/dt of the switching node

#### **Board Setup**

The board setup is similar to the set up for short-circuit testing, but with the shorting jumper removed. In this case, the bottom SiC MOSFET was gated off continuously, and the top SiC MOSFET was controlled by a function generator. The gate voltage of the lower SiC MOSFET was monitored at the time that the top SiC MOSFET was switched.



#### <u>Test Results</u>

The scope plots below show the behavior of the lower gate as the upper SiC MOSFET is turned on.




Figure 9: C3M0016120K with RG=10ohms, VDS=800V




Figure 10: C3M0016120K with RG=2.5ohms, VDS=800V






Figure 11: C3M0016120K with RG=20hms, VDS=600V



Figure 12: C3M0065100K with RG=20hms, VDS=800V

Table 4 below summarizes the crosstalk test data. It shows that even under the extreme condition of 120V/ns the driver can keep the SiC MOSFET safely turned off at -0.2V.

SIC MOSFET	V <sub>BUS</sub> (V)	R <sub>G</sub> (Ω)	Switching Current (A)	dv/dt (V/ns)	VG Max (V)
C3M0016120K	800	10	40	30	-1
C3M0016120K	800	2.5	40	55	-0.5
C3M0016120K	600	2	40	60	-0.5
C3M0065100K	800	2	40	120	-0.2

#### Table 4: Crosstalk test results



### 4. SWITCHING LOSS TESTING

Switching loss testing was performed using a modified double-pulse test to verify that the gate driver has sufficient current source and sink capability to drive the SiC MOSFETs appropriately.

#### **Board Setup**

A DC power supply was connected to the bus, and an air-core inductor was connected across the upper SiC MOSFET. A function generator was used to provide a short burst of gate pulses to the lower SiC MOSFET. The upper SiC MOSFET was held off for this testing, allowing the body diode to operate during the lower SiC MOSFET off-time. The current in the inductor ramped up during the lower SiC MOSFET on-time and freewheeled through the upper SiC MOSFET body diode during the off-time. Turn-on and turn-off switching losses were measured at the lower SiC MOSFET at several different current levels.

#### Scope Setup

A 10x passive probe was connected across the lower SiC MOSFET gate-source connection using an SMA to BNC adapter. A current viewing resistor was inserted in the source path of the lower SiC MOSFET to measure current in that device. A 100x passive probe was connected across the lower SiC MOSFET drain-source. The probe ground wire was kept as short as possible and wrapped around the probe tip to minimize the loop area of the probe.

#### **Switching Energy Measurements**

The switching energy measurements were taken by multiplying voltage across the drain and source ( $V_{DS}$ ) and the current through the device ( $I_{DS}$ ) during the turn-on and turn-off event. The product of  $V_{DS}$  and  $I_{DS}$  yields the switching power waveform (purple). The area underneath the power curve (purple) during turn-off or turn-on measures the switching energy. Time alignment of the voltage and current waveforms is critical to the accuracy of the measurement, and therefore the two channels that are being multiplied must be de-skewed in advance to yield accurate measurements.





Figure 13: Example of turn-off waveforms CH1: V<sub>DS</sub>, CH2: I<sub>DS</sub>, CH3: lower V<sub>GS</sub>, CH4: Upper V<sub>GS</sub>, Math (purple): Power




Figure 14: Example of turn-on waveforms CH1: V<sub>DS</sub>, CH2: I<sub>DS</sub>, CH3: lower V<sub>GS</sub>, CH4: Upper V<sub>GS</sub>, Math (purple): Power



#### Test Results - C3M0065100K

The C3M0065100K part was characterized with a 600V bus at approximately 20°C with three different gate resistor values.




Figure 15: Turn-on switching loss data for C3M0065100K with different gate resistors




Figure 16: Turn-off switching loss data for C3M0065100K with different gate resistors



#### Test Results - C3M0016120K

The C3M0016120K part was characterized with an 800V bus at approximately 20°C with two different gate resistor values.




Figure 17: Turn-on switching loss data for C3M0016120K with different gate resistors




Figure 18: Turn-off switching loss data for C3M0016120K with different gate resistors

These results demonstrate the effect of different gate resistances on the switching losses and confirm that the gate driver is able drive the SiC MOSFETs with a low, 2.5-ohm gate resistor.



## **5. SYNCHRONOUS BOOST CONVERTER TESTING**

The evaluation board was set up to run as a synchronous boost converter to demonstrate the high efficiency of the SiC MOSFETs and the robustness of the gate driver in a hard-switched, high-power converter. The evaluation board was modified thermally for this experiment to enable higher power testing, but the electrical circuits were unchanged.

#### **Board Setup**

A heatsink and fan were added to the SiC MOSFETs to facilitate high-power testing. Additionally, an off-board boost inductor was utilized to allow for higher power testing than the on-board part. A high voltage DC supply from Magna-Power Electronics, Inc. (P/N TSD800-54/480+LXI) provided the input power to the board and a DC electronic load from Elektro-Automatik GmbH & Co. (P/N EA-ELR 11500-60) was used to pull power from the boosted bus. A two-channel signal generator was used to create out-of-phase 60kHz PWM commands for the gates running at 48.5% duty cycle.

#### **Efficiency Measurements**

Efficiency measurements were taken with a Yokogawa<sup>®</sup> (P/N WT1806E) Precision Power Analyzer. Voltages were taken directly from the input and output terminals of the evaluation board.



Figure 19: Equipment used for operational testing



#### **Thermal Measurements**

All thermal measurements were taken with a FLIR® (P/N T420) infrared camera like the one shown below.



Figure 20: Thermal camera used for measurements

#### Test Results - C3M0016120K

Table 5 shows the results running Wolfspeed C3M0016120K SiC MOSFETs with a 2.5ohm gate resistor. The circuit was configured with a 400V input and approximately 785V of output.

Pout (kW)	Efficiency	Upper SiC MOSFET Case (°C)	Lower SiC MOSFET Case (°C)	Upper Gate Driver Case (°C)	Lower Gate Driver Case (°C)
2.0	98.37%	29.0	42.9	32.4	30.9
3.0	98.79%	30.1	45.9	32.4	30.7
4.0	98.95%	32.3	50.0	33.2	31.3
6.0	99.01%	35.6	56.4	32.8	30.7
8.0	99.03%	40.3	65.1	33.3	30.7
10.0	98.98%	46.9	76.6	34.9	32.0

Table 5: Efficiency and thermal results using C3M0016120K SiC MOSFETs

Table 6 shows the measured dv/dt and di/dt at the 10kW operating point.

	Turi	n On	Turi	n off
Power	dv/dt di/dt		dv/dt	di/dt
(kW)	(V/ns)	(A/ns)	(V/ns)	(A/ns)
10.0	42.8	2.47	28.7	0.937

Table 6: C3M0016120K dv/dt and di/dt

#### Test Results - C3M0065100K

Table 7 shows the results running Wolfspeed C3M0065100K SiC MOSFETs with a 2.5ohm gate resistor. The circuit was configured with a 300V input and approximately 590V of output.



Pout (kW)	Efficiency	Upper SiC MOSFET Case (°C)	Lower SiC MOSFET Case (°C)	Upper Gate Driver Case (°C)	Lower Gate Driver Case (°C)
1.0	98.65%	27.90	32.80	28.40	30.00
2.0	99.13%	31.00	36.40	28.60	30.30
3.0	99.19%	35.10	41.70	29.30	30.80
4.0	99.11%	39.80	48.30	29.50	30.90
6.0	98.93%	53.40	67.30	29.90	30.80
8.0	98.55%	83.60	108.10	31.80	31.50

Table 7: Efficiency and thermal results using C3M0065100K SiC MOSFETs

Table 8 shows the measured dv/dt and di/dt at the 8kW operating point.

	Turi	n On	Turr	n off
Power	dv/dt di/dt		dv/dt	di/dt
(kW)	(V/ns)	(A/ns)	(V/ns)	(A/ns)
8.0	41.3	5.79	118	3.41

Table 8: C3M0065100K dv/dt and di/dt

### 6. CONCLUSION

The Si828x family of gate drivers from Skyworks was demonstrated in the tests described above to perform well in a hard-switched topology requiring short-circuit protection. The driver can detect a short-circuit condition and turn off the SiC MOSFET in a controlled manner using the soft-shutdown feature. This protects the SiC MOSFET from damage due to overcurrent and reduces voltage overshoot.

The Skyworks Si828x driver was tested with Wolfspeed 1200V (P/N C3M0016120K) and 1000V (P/N C3M0065100K) discrete SiC MOSFETs and demonstrated sufficient drive strength to switch the parts quickly, minimizing the switching loss. Furthermore, it demonstrated immunity to both crosstalk and high common-mode transients present in a hard-switched SiC MOSFET application. The Miller clamp and negative gate bias eliminates a dv/dt-induced turn-on in a hard-switched topology.

Together Skyworks Si828x family of drivers and Wolfspeed's 3rd Generation SiC MOSFETs identified in this report enable high-efficiency and robust power converters.