


# CGD12HBXMP

## Dual Channel Differential Isolated Gate Driver XM3 CPM3 SiC Half-Bridge Module Companion Tool

$V_{Drive}$	<b>+15/-4V</b>
$I_G$	<b>±10 A</b>
$R_G$	<b>1 <math>\Omega</math></b>

### Technical Features

- Optimized for use with Wolfspeed's High-Performance [XM3 Half Bridge Power Modules](#)
- High-Frequency, Ultra-Fast Switching Operation
- On-Board 2 W Isolated Power Supplies
- Primary OVLO and UVLO with Hysteresis
- On-Board Overcurrent, Shoot-Through, and Reverse Polarity Protection
- Differential Inputs for Increased Noise Immunity
- Very Low Isolation Capacitance
- Single-Ended to Differential Daughter Board Available Upon Request ([CGD12HB00D](#))



### Applications

- DC Bus Voltages up to 1000 V

### Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage	$V_{DC}$	-0.5 to 13.2	V
Logic Level Inputs	$V_i$	-0.5 to 5.5	
Output Peak Current ( $T_A = 25^\circ\text{C}$ )	$I_o$	±10	A
Output Power per Channel ( $T_A = 25^\circ\text{C}$ )	$P_{Drive}$	2	W
Maximum Switching Frequency (Module & MOSFET Dependent, see Power Estimate Section)	$f_s$	70	kHz
Ambient Operating Temperature	$T_{op}$	-50 to 85	
Storage Temperature	$T_{stg}$	-50 to 125	$^\circ\text{C}$



## Gate Driver Electrical Characterization

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Supply Voltage	$V_{DC}$	10.2	12	13.2	V	
Under Voltage Lockout	$V_{UVLO}$	7.7	8.5	9.3		Turn On, Voltage Going High
UVLO Hysteresis			0.80			
Over Voltage Clamping	$V_{OVLO}$	13.8	15	16.2		
High Level Logic Input Voltage	$V_{IH}$	3.5		5.5		Single-Ended Inputs
Low Level Logic Input Voltage	$V_{IL}$	0		1.5		
Differential Input Common Mode Range	$V_{IDCM}$	-7		+12		Differential Inputs
Differential Input Threshold Voltage	$V_{IDTH}$	-200	-125	-50	mV	$V_{ID} = V_{Pos-Line} - V_{Neg-Line}$
Differential Output Magnitude	$V_{OD}$	2	3.1		V	$R_L = 100 \Omega$
High Level Output Voltage	$V_{GATE,HIGH}$		+15			
Low Level Output Voltage	$V_{GATE,LOW}$		-4			
Working Isolation Voltage	$V_{IOWM}$		1000			$V_{RMS}$
Isolation Capacitance	$C_{ISO}$		4.9		pF	Per Channel
Common Mode Transient Immunity	CMTI	100			kV/ $\mu$ s	$V_{CM} = 1000$ V
Output Resistance <sup>1</sup>	$R_{GIC-ON}$		0.48	0.98	$\Omega$	Gate Drive Buffer Tested at 1 A
Output Resistance <sup>1</sup>	$R_{GIC-OFF}$		0.32	0.63		
External Turn-on Resistance <sup>2</sup>	$R_{G(ext)(on)}$		1.0			External SMD Resistor 2512 (6432 Metric)
External Turn-off Resistance <sup>2</sup>	$R_{G(ext)(off)}$					
Output Rise Time	$t_{on}$		174		ns	$R_{G(ext)} = 1 \Omega$ $C_{Load} = 47$ nF From 10% to 90%
Output Fall Time	$t_{off}$		157			
Propagation Delay (Turn Off)	$t_{PHL}$		108			$R_{G(ext)} = 1 \Omega$ $C_{Load} = 0$ nF From 50% to 50%
Propagation Delay (Turn On)			106			
Over-current Blanking Time	$t_{Blank}$		0.6		$\mu$ s	$R_{G(ext)} = 1 \Omega, C_{Load} = 47$ nF
Over-current Propagation Delay to FAULT Signal Low	$t_{PD-FAULT}$		0.5	2		Does Not Include Blanking
Soft-Shutdown Time	$t_{SS}$		3			
Soft-Shutdown Resistance <sup>3</sup>	$R_{SS}$		10.2	22	$\Omega$	Tested at 250 mA
Miller Clamp Resistance	$R_{MC}$		1.1	2.75		Tested at 100 mA
Miller Clamp Voltage Threshold	$V_{MC}$	-2.25	-2.0	-1.75	V	

Notes:

<sup>1</sup> Output resistance of gate driver IC.

<sup>2</sup> Additional output resistance is added with SMD resistors. Separate resistors for turn-on and turn-off allowing tunable dynamic performance.

<sup>3</sup> Soft-Shutdown network will safely turn off the gate in the event an over-current is detected.



## Input Connector Information

Pin Number	Name	Description
1	$V_{DC}$	Power supply input pin (+12 V Nominal Input)
2	Common	Common
3	HS-P*	Positive line of 5 V differential high-side PWM signal pair. Terminated Into 120 $\Omega$ .
4	HS-N*	Negative line of 5 V differential high-side PWM signal pair. Terminated into 120 $\Omega$ .
5	LS-P*	Positive line of 5 V differential low-side PWM signal pair. Terminated into 120 $\Omega$ .
6	LS-N*	Negative line of 5 V differential low-side PWM signal pair. Terminated into 120 $\Omega$ .
7	$\overline{\text{FAULT-P}}$ *	Positive line of 5 V differential fault condition signal pair. Drive strength 20 mA. A low state on FAULT indicates when a desaturation fault has occurred. The presence of a fault precludes the gate drive output from going high.
8	$\overline{\text{FAULT-N}}$ *	Negative line of 5 V differential fault condition signal pair. Drive strength 20 mA.
9	RTD-P*	Positive line of 5 V temperature dependent resistor output signal pair. Drive strength 20 mA. Temperature measurement is encoded via frequency.
10	RTD-N*	Negative line of 5 V temperature dependent resistor output signal pair. Drive strength 20mA. Temperature measurement is encoded via frequency.
11	$\overline{\text{PS-Dis}}$	Pull down to disable power supply. Pull up or leave floating to enable. Gate and source are connected with 10 k $\Omega$ when disabled.
12	Common	Common
13	PWM-EN	Pull down to disable PWM input logic. Pull up or leave floating to enable. Gate driver output will be held low through turn-off gate resistor if power supplies are enabled.
14	Common	Common
15	Reset	When a fault exists, bring this pin high to clear the fault.
16	Common	Common

Note:

\*Inputs 3 - 10 are differential pairs.



## Signal Descriptions

**PWM Signals:** High-side and low-side PWM are RS-422 compatible differential inputs. The termination impedance of the differential receiver is 120  $\Omega$ . Overlap protection is provided to prevent both the high-side and low-side gates from turning on simultaneously. The overlap protection should not be used as a dead time generator.

**FAULT Signal:** The fault signal is a RS-422 compatible differential output with a maximum drive strength of 20mA. A high signal (positive line > negative line) means there are no fault conditions for either gate driver channel. This signal will be low if an over-current fault or UVLO fault condition is detected on either channel. A red LED will indicate a fault condition. The LED, DT6, indicates a high-side fault and DT8 indicates a low-side fault.

**UVLO Fault:** The UVLO circuit detects when the output rails of the isolated DC/DC converter fall below safe operating conditions for the gate driver. A UVLO fault indicates that the potential between the split output rails has fallen below the UVLO active level. The gate for the channel where the fault occurred will be pulled low through  $R_G$  for the duration of the fault regardless of the PWM input signal. The fault will automatically clear once the potential has risen above the UVLO inactive level. There is hysteresis for this fault to ensure safe operating conditions. The UVLO faults for both channels are combined along with the over-current fault in the FAULT output signal. When there is no UVLO fault present, a green LED indicates a power good state. The LED, DT5, indicates a high-side power good status and DT7 indicates a low-side power good status.

**Over-Current Fault:** An over-current fault is an indication of an over-current event in the SiC power module. The over-current protection circuit measures the drain-source voltage, and the fault will indicate if this voltage has risen above a level corresponding to the safe current limit. When a fault has occurred the corresponding gate driver channel will be disabled, and the gate will be pulled down through a soft-shutdown resistor,  $R_{SS}$ . The drain-source limit can be configured through on-board resistors. The over-current fault is latched upon detection and must be cleared by the user with a high pulse of at least 500 ns on the RESET signal.

**RTD (NTC):** RTD output is a differential signal that returns the resistance of the temperature sensor (NTC) integrated into XM3 modules. The signal is a frequency modulated signal that encodes the resistance of the temperature sensor. The approximate temperature of the module can be determined from this resistance. See the section RTD (NTC) Temperature Feedback for further details.

**PS-DIS:** The PS-DIS signal disables the output of the isolated DC/DC converters for the two channels. It is a single-ended input that must be pulled low to turn off the power supplies. With the power supplies disabled the gate will be held low with a 10 k $\Omega$  resistor. This signal can be used for startup sequencing.

**PWM-EN:** This is a single-ended input that enables the PWM inputs for both channels. When this signal is pulled down the differential receivers for both channels are disabled and the gates will both be pulled low through  $R_{G(ext)(off)}$ . All protection circuitry and power supplies will continue to operate including FAULT and RTD outputs.

**Over-Voltage and Reverse Polarity Protection:** Power input on pin 1 of gate driver connector features a power management IC to protect the gate driver from damage by connecting a power source that exceeds the voltage rating of the gate driver or if the current limit is exceeded. There is also a diode and MOSFET in-line with the power input to protect against connecting a power source with positive and negative polarity reversed.




Truth Table

PWM	PWM-EN	PS-DIS	RESET	Overcurrent/ UVLO	FAULT	Output
H	H or Z	H or Z	L	No	H	H
L	H or Z	H or Z	L	No	H	L
X	L	H or Z	L	No	H	L
X	X	L	X	No	L	Z
X	H or Z	H or Z	L	Yes	L	L
X	H or Z	H or Z	H	No	H	L


H = High | L = Low | X = Irrelevant | Z = High Impedance

Gate Driver Interface






Function Block Diagram





## RTD (NTC) Temperature Feedback

The resistance measurement of the XM3 power module's NTC is available on the input connector of the gate driver as a differential pair on pins 9 and 10. The NTC resistance is converted to a 50% duty cycle square wave with varying frequency. The temperature to frequency relationship is displayed in the table below. The NTC measurement circuit is located on the low-side gate drive channel, and a digital isolator is used to transmit the frequency-encoded signal back to the primary side of the driver. For this reason, the NTC signal does not need any additional isolation, and can be included in the same ribbon cable as the rest of the gate driver's signals. The temperature reported by the NTC differs largely from the junction temperature of the SiC MOSFETs and should not be used as an accurate junction temperature measurement.



NTC Temperature vs. RTD Output Frequency


NTC Temperature (°C)	NTC Resistance ( $\Omega$ )	Frequency Output (kHz)
0	13,491	4.6
25	4,700	10.3
50	1,928	17.1
75	898	22.8
100	464	26.4
125	260	28.3
150	156	29.5
175	99	30.1

## Over-Current Trip Level

The over-current (OC) fault detection circuit measures the on-state  $V_{DS}$  voltage across each switch position and triggers a fault condition if the voltage rises above a set level. The internal comparator trip voltage in the ADuM4135 gate driver IC is 9 V. Considering the forward voltage of the high-voltage blocking diodes and a tunable Zener diode, the over-current trip level is calculated with the following equation:

$$V_{OC-Trip} = 9V - V_Z - 2V_F$$

where the forward voltage of the high-voltage diodes,  $V_F$ , is approximately 0.5 V, and the Zener voltage,  $V_Z$ , included on the gate driver is 5.1 V (Nexperia® PDZ5.1BGW). As shipped, the over-current trip level is 2.9 V. If it is desired to change the over-current trip level, the Zener diode should be in a SOD123 package such as the diodes in the PDZ-GW series from Nexperia USA Inc. The Zener diodes are labelled DT3 and DT9 on the PCB.




To select an appropriate over-current trip level, refer to the  $I_D$  vs.  $V_{DS}$  output characteristic curves in the module datasheet. As an example, the pulse-current rating of the CAB450M12XM3 is 900 A at  $T_J = 25^\circ\text{C}$ ; therefore, an over-current trip point of 1000 A at  $25^\circ\text{C}$  is selected. On the  $I_D$  vs.  $V_{DS}$  curve, the drain-to-source voltage at the 1000 A operating condition is approximately 3.0 V. Hence, the over-current trip voltage,  $V_{OC-Trip}$ , should be approximately 3.0 V, which can be used to calculate the required Zener voltage,  $V_Z$ , with the equation above.

The HS-OC connector, JT2, cannot be left floating as the over-current fault will trip immediately when the high-side gate is actuated. If bench-top testing of the gate driver is required, it is acceptable to short the HS-OC connection to the high-side source to prevent the over-current fault from tripping. The same phenomenon exists for the low-side, and it is acceptable to short the high-side source (low-side drain) to the low-side source for bench-top testing. The over-current fault condition must be acknowledged with the Reset signal to return to normal operation of the gate driver.






### Timing Information



Gate Timing Diagram



Over-Current Protection Timing Diagram



## Input Connector Information

- 16 Positions Header, 0.100" (2.54mm) Pitch, Through Hole, Gold (SBH11-PBPC-D08-ST-BK)

## Suggested Mating Parts

- 16 Position Rectangular Header, IDC, Gold, 28 AWG (SFH210-PPPC-D08-ID-BK)
- 16 Position Header, 0.100" (2.54mm) Pitch, Through Hole, Gold (SFH11-PBPC-D08-RA-BK)
- 16 Position Header, 0.100" (2.54mm) Pitch, Through Hole, Right Angle, Gold (SFH11-PBPC-D08-RA-BK)

## Output Connector Information

- 4 Positions Header, 0.100" (2.54mm) Pitch, Through Hole, Gold (Samtec® ESQ-102-33-L-D)

## Power Estimates

The gate driver power required is calculated using the formula below. The gate charge is dependent on the datasheets of the module being driven. Once the required gate driver power is calculated, the required input power can be calculated from the efficiency curves on the power supplies datasheet. This calculation is for one channel of the gate driver.

$$P_{sw} = Q_G * F_{sw} * \Delta V_{PS}$$

- $P_{sw}$ : Gate driver power (per channel)  
 $Q_G$ : Total gate charge (MOSFET gate charge × number of MOSFETs per switch position)  
 $F_{sw}$ : Switching frequency  
 $\Delta V_{PS}$ : Difference in isolated power supply voltage rails ( $V_{PS,HIGH} - V_{PS,LOW}$ )

Example:

Calculate the maximum switching frequency for CAB450M12XM3.

- $P_{sw}$ : 2 W (rated output power of isolated power supply on gate driver)  
 $Q_G$ : 1330 nC (provided in CAB450M12XM3 datasheet)  
 $V_{PS,HIGH}$ : 15 V (isolated power supply's positive output voltage)  
 $V_{PS,LOW}$ : -5 V (isolated power supply's negative output voltage)  
 $\Delta V_{PS}$ : 20 V

$$2 W = 1330 nC * F_{sw} * 20 V$$


$F_{sw,Max} \approx 70$  kHz with margin

## Supporting Links & Tools

- [XM3 SiC Half-Bridge Module Platform](#)
- [CGD12HB00D: Differential Transceiver Board for CGD12HBXMP](#)
- [CRD---DA12E-XM3 Inverter Kits](#)
- [KIT-CRD-CIL12N-XM3: Dynamic Performance Evaluation Board for the XM3 Module](#)
- [CPWR-AN28: Module Mounting Application Note](#)
- [CPWR-AN29: Thermal Interface Material Application Note](#)



**Dimensions**



*Dimensions (mm [in])*



## Important Notes

---

This Wolfspeed-designed gate driver hardware for Wolfspeed components is meant to be used as an evaluation tool in a lab setting and to be handled and operated by highly qualified technicians or engineers. The hardware is not designed to meet any particular safety standards and the tool is not a production qualified assembly.

Each part that is used in this gate driver and is manufactured by an entity other than Wolfspeed or one of Wolfspeed's affiliates is provided "as is" without warranty of any kind, including but not limited to any warranty of non-infringement, merchantability, or fitness for a particular purpose, whether express or implied. There is no representation that the operation of each such part will be uninterrupted or error free.

This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, or air traffic control systems.

The SiC MOSFET module switches at speeds beyond what is customarily associated with IGBT-based modules. Therefore, special precautions are required to realize optimal performance. The interconnection between the gate driver and module housing needs to be as short as possible. This will afford optimal switching time and avoid the potential for device oscillation. Also, great care is required to insure minimum inductance between the module and DC link capacitors to avoid excessive VDS overshoot.

### Contact info:

4600 Silicon Drive  
Durham, NC 27703 USA  
Tel: +1.919.313.5300  
[www.wolfspeed.com/power](http://www.wolfspeed.com/power)